Abstract -Subnanosecond gate delays (0.8 n) have been measured on complex logic gates (e.g., sum functions of a full adder) designed in the differential split-level (DSL) CMOS circuit technique. This fdgh speed has been achieved by reducing the logic swing (2.4 V) on interconnect lines between logic gates, by using current controlled caseoded cross-coupled NMOS-PMOS loads, by using combhsed open NMOS drains as outputs, and by employiug shorter channel lengths ( Leff= 1ym) for the NMOS devices in the logic trees with reduced maximum drain-source voltages to avoid reliability problems. Extra ion implantation protects these transistors from punchthrough. The DSL circuit technique was implemented in a double-metal 2.5-Vm CMOS n-well process with conventional 2.5-p,m projection lithography, except for the polysilicon. In this mask only the gate length of the n-channel transistors in the logic trees is decreased to 1.5 pm (-Leff = 1 pm), while the other polysilicon details and pitches remain constant.
I.
T HE GENERAL NMOS is faster lNTRODUCTION rule:
"Enhancement Depletion than CMOS" was a challenge to explore speed improvements in CMOS circuit techniques. Differential split-level (DSL) [1] CMOS logic makes a compromise between the static power dissipation of E/D NMOS and the dynamic power dissipation of CMOS. This paper will describe the switching behavior and the speed improvements owing to the DSL circuit technique. This circuit technique shows similarity with differential cascode voltage switch logic (CVSL) [2] but the electrical behavior of the DSL circuit technique is essentially different.
The DSL circuit technique was implemented in a double-metal 2.5-Vm CMOS n-well process with conventional 2.5-p,m projection lithography, except for the polysilicon. In this mask only the gate length of the n-channel transistors in the logic trees is decreased to 1.5 pm (-Leff = 1 pm), while the other polysilicon details and pitches remain constant.
Therefore a stepper exposure is used for the polysilicon definition. An extra deep boron implant protects the short-channel NMOS transistors from punchthrough.
DSL incorporates a reduced maximum drain-source voltage V~~~= in the logic trees resulting in less hot-electron-induced degradation of these devices. Decreasing v~~~m reduces the lateral electric field near the drain edge of these NMOS transistors [3] , [4] . This allows the use of shorter channel lengths without lifetime reduction. Manuscript received March 28, 1985; revised May 28, 1985 . The authors are with Philips Research Laboratories, Prof, Holstlaan, P.O. Box 80.000, 5600 JA Eiindhoven, The Netherlands. Fig. 1 shows the circuit diagram of the sum function of a full adder designed in differential cascode voltage switch logic. The cross-coupled PMOS loads and the differential logic NMOS trees are typical for this circuit technique. To explain the switching behavior of the CVSL circuit technique we replace the differential logic NMOS trees by two NMOS transistors as shown in Fig. 2 . Now suppose we switch input D from a low to a high level, starting with input D low and input DN high. Then node SN is at a high level of V~~and node s at a low level of O V so PMOS P1 is on and P2 is off. lf we now switch the inputs D and DN then NMOS AU turns on and N2 turns off. This is ratioed logic because transistor N1 has to discharge node SN, while P1 is still on. P1 switches off, after P2 has switched on and node S has reached a high level. So during switching both N1 and PI (or N2 and P2 depending on the input transition) conduct, causing relatively large current spikes and additional delay.
SHORT SUMMARY OF CVSL
0018-9200/85 /1000-1050$01 .00 01985 IEEE Fig . 3 shows a part of a chain of differential CVSL circuits. The two NMOS transistors of the NMOS logic segments represent the CVS tree combinatorial logic network, i.e., full adder. The capacitances CP represent the parasitic capacitance between the circuits. Fig. 4 shows the switching behavior of this chain. It shows that although there is a simultaneous switching of the inputs D1 and DN1, there is a skew between the complementary output nodes DN2 and D2, and DN3 and D3, respectively.
III. DIFFERENTIAL SPLIT-LEVEL (DSL) CMOS LOGIC
The DSL principle is shown in Fig. 5 . Two extra NMOS transistors N1O and N20 are placed between the PMOS part and the logic NMOS part. Their gates are controlled by a reference voltage, which must be equal to half V~p lus the threshold voltage of the NMOS transistors to guarantee optimum circuit operation (see below). The gates of the PMOS transistors P1 and P2 are now connected to F and FN instead of the outputs S and SN. Now we again switch input D from a low to a high-level starting with input D low and DN high. Then node SN has a high level of V~~and node S has a low level. The reference voltage determines the high-level at node FN to be half V~~. Node F has a low level of about 100 mV, because PMOS P2 is weakly on. This causes static power dissipation. The NMOS transistor N1O is cut off, which causes a high impedance to V~~for node FN while there is a low impedance to VDD for node SN. If we now switch the inputs D and DN then NMOS N1 turns on and N2 turns off.
The half V~~level at node FN will immediately be discharged and PMOS P2 turns more on to its high drive state. At the same time nodes S and F start rising because PMOS P2 was already partly on, causing PMOS P1 to switch faster to its low drive state. Now let us consider ways to improve further the switching speed of this circuit technique. The maximum drain-source voltage of only half V~~on nodes FN and F allows the cha&el length of the NMOS logic transistors to be reduced. Because of the low voltage swing on nodes FN and F, it is preferable to use these nodes as outputs and inputs of the gates, thereby reducing the delay due to wiring capacitance. This technique of separating gates is also used in some bipolar techniques. S equals 0.8 ns. It can be seen that complementary signals switch simultaneously. Fig. 9 shows a part of a DSL CMOS gate chain. The two NMOS transistors of the NMOS logic segments represent the combinatorial logic network, i.e., full adder of Fig. 7 . Simulation results of this chain are shown in Fig. 10 . Fig. 11 shows a photomicrograph of a full adder. The lower part of the layout shows the three complementary input circuits with the NMOS reference transistors and the PMOS cross-coupled loads. The upper part shows the NMOS logic trees. The size of the full adder is 142 pm X 90 pm. The full adder is processed in a 2.5-pm double-metal n-well CMOS process.
IV. EXPERIMENTALAND SIMULATIONRESULTS
Two full adder chains have been implemented on the tesfchip shown in Fig. 12 . This test chip consists of one chain of six and one of twelve full adders in series. Both chains have the same input and output buffer. Since the delay of a full adder is not the same-for every input, six of these two-chain test structures have been implemented on a chip to measure the various delays. A differential measurement between the outputs of a two-chain test structure gives the total delay of six full adders. Fig. 13 shows an oscillogram of this measurement for the sum delay. The output signals are measured with probes with an attenuation factor of 10; the horizontal scale is 5 pW/MHz is obtained. The dynamic power dksipation for the differential CVSL full adder was 80 pW/MHz with a propagation delay of 4 ns (not shown in the graph). However, a disadvantage of the DSL full adder is its static power dissipation of 1.5 mW. Both the static power dissipation and the sum propagation delay depend on the operating temperature. Fig. 15 shows these simulated relations. Fig. 16 shows the measured influence of the reference voltage on the sum propagation delay and the 'static power dissipation of the full adder, at a fixed P'~~= 5 V. The channel length of the NMOS transistors of the differential logic trees affects neither the static power dissipation nor the optimum reference voltage, which equals half the V~ṽ oltage plus the threshold voltage of the NMOS reference transistor. The static power dissipation is proportional to (VDD-Kef + K +Kp) 2. Fig. 17 shows a simple example of a J',ef circuit for a 5 V + 20-percent V~~. The resistors can be polysilicon resistors. The cross talk from the inputs on the reference NMOS transistors does not affect the V&f, because the inputs are complementary.
Experiments and simulations show that the decrease of the propagation delay by a factor of ten is the result of several steps: a factor of two is obtained by the use of differential logic trees (NMOS mostly) while application of the DSL circuit technique yields another factor of two. A factor of 2.5 is further obtained by the shorter channel length of the NMOS transistors in the logic trees.
V. TECHNOLOGY
The DSL circuits have been fabricated in a 2.5-pm n-well double-metal CMOS process (Table I) . A -2.5-V back-bias voltage was used to improve the performance of the l-~m L,ff logic NMOS transistors. Fig. 18 shows measurements of the punchthrough voltage (VPT) [5], [6] of the n-channel transistors as a function of the effective channel length for two different threshold correction implants. The punchthrough voltage of the NMOS transistors is defined here as the drain-source voltage at which the drain source current of a MOSFET with grounded gate equals 1 WA (W/L = 20/L). Such a leakage current is allowed in the DSL circuit technique. For our 2.5-pm n-well CMOS process the threshold correction implant is 4.1011 B+ cm-2 at 30 keV, see curve A. Curve B shows the result of a modified implant, The deep implant at 180 keV suppresses the bulk punchthrough and the increased total dose will also increase the surface concentration and thereby suppresses the surface punchthrough as well. The l-pm device from curve B has a VPT of 5 V which corresponds with a maximum power supply voltage of 10 V in the circuitry.
It is well known that parameters like threshold voltage and transconductance of short-channel transistors may degrade because of hot-electron effects [7] , [3], [4] . This degradation depends on V& and~g.. The worst-case operating condition for this degradation occurs at Vgs= 1/2 v ds - Fig. 19 shows the measured lifetime of such a l-pm NMOS transistor as a function of the drain-source voltage. The lifetime is defined as the time until a threshold shift of 100 mV appears. This curve shows that a transistor with a Leff = 1 pm used in the differential logic trees will not suffer from hot-electron degradation. Even at power- 
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VI. APPLICATIONS
The DSL circuit technique is advantageous in high-speed complex logic circuits, i.e., multipliers, comparators, errorcorrecting circuits etc. In applications where the data rate is high, standard CMOS has a high dynamic power dissipation, see Fig. 14. In that case DSL compares favorably with its power-delay product.
The conversion from standard CMOS logic circuits into DSL and vice versa is straight forward. The gates of the NMOS logic transistors of the first DSL gate can simply be driven by the full V~~swing of standard CMOS. For the conversion back to standard CMOS the internal node of the last DSL gate is used to drive a standard CMOS gate, because this node has a full V~~swing.
Shorter channel lengths of the NMOS transistors in the logic trees, possible because of the reduced drain source voltage, can be used in every CMOS process, down to the limits of the lithography. Fig. 16 illustrates the achievable gain for different channel lengths.
In the near future electron beam exposure could be used for the submicrometer gate length in a stepper process after down scaling.
VII. CONCLUSION
The differential split-level (DSL) CMOS circuit technique has about 10X shorter propagation delay as compared to conventional CMOS in the same process, but at the cost of static power dissipation. DSL can be used in a conventional process in combination with conventional as well as other CMOS techniques on the same chip to combine fast subnanosecond and slower circuitry.
Differential split-level CMOS logic is a circuit technique which allows, in any given technology, shorter channel length owing to a reduced drain-source voltage.
